




Microprogramming

Arvind
Laboratory for Computer Science
M.I.T.

<http://www.csg.lcs.mit.edu/6.823>




Hardwired Controller: *Princeton Architecture*






Microcontrol Unit

Embed the state table in a memory array



A Bus-based Datapath for DLX




Microinstruction: register to register transfer (17 control signals)

$MA \leftarrow PC$ means $RegSel = PC; enReg=yes; IdMA=yes$
 $B \leftarrow Reg[rf2]$ means $RegSel = rf2; enReg=yes; IdB = yes$



Memory Module



We will assume that Memory operates asynchronously and is slow as compared to Reg-to-Reg transfers



Microprogram Fragments

instr fetch: $MA \leftarrow PC$
 $IR \leftarrow \text{Memory}$
 $A \leftarrow PC$
 $PC \leftarrow A + 4$
 dispatch on OPcode } *can be treated as a macro*

ALU: $A \leftarrow \text{Reg}[\text{rf1}]$
 $B \leftarrow \text{Reg}[\text{rf2}]$
 $\text{Reg}[\text{rf3}] \leftarrow \text{func}(A,B)$
 do instruction fetch

ALUi: $A \leftarrow \text{Reg}[\text{rf1}]$
 $B \leftarrow \text{Imm}$ *sign extention ...*
 $\text{Reg}[\text{rf2}] \leftarrow \text{Opcode}(A,B)$
 do instruction fetch



Microprogram Fragments (cont.)

LW: $A \leftarrow \text{Reg}[\text{rf1}]$
 $B \leftarrow \text{Imm}$
 $MA \leftarrow A + B$
 $\text{Reg}[\text{rf2}] \leftarrow \text{Memory}$
 do instruction fetch


J: $A \leftarrow \text{PC}$
 $B \leftarrow \text{Imm}$
 $\text{PC} \leftarrow A + B$ *delay slot???*
 do instruction fetch

beqz: $A \leftarrow \text{Reg}[\text{rf1}]$
 If zero?(A) then go to bz-taken
 do instruction fetch

bz-taken: $A \leftarrow \text{PC}$
 $B \leftarrow \text{Imm}$
 $\text{PC} \leftarrow A + B$ *delay slot???*
 do instruction fetch



DLX Microcontroller: first attempt





Microprogram in the ROM *worksheet*

Arvind
February 24, 1999
6.823, L7--9

State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch ₁	*	*	yes	fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	*	*	*	PC ← A + 4	?
ALU ₀	*	*	*	A ← Reg[rf1]	ALU ₁
ALU ₁	*	*	*	B ← Reg[rf2]	ALU ₂
ALU ₂	*	*	*	Reg[rf3] ← func(A,B)	fetch ₀



Microprogram in the ROM

Arvind
February 24, 1999
6.823, L7--10

State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch ₁	*	*	yes	fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	ALU	*	*	PC ← A + 4	ALU ₀
fetch ₃	ALUi	*	*	PC ← A + 4	ALUi ₀
fetch ₃	LW	*	*	PC ← A + 4	LW ₀
fetch ₃	SW	*	*	PC ← A + 4	SW ₀
fetch ₃	J	*	*	PC ← A + 4	J ₀
fetch ₃	JAL	*	*	PC ← A + 4	JAL ₀
fetch ₃	JR	*	*	PC ← A + 4	JR ₀
fetch ₃	JALR	*	*	PC ← A + 4	JALR ₀
fetch ₃	beqz	*	*	PC ← A + 4	beqz ₀
...					
ALU ₀	*	*	*	A ← Reg[rf1]	ALU ₁
ALU ₁	*	*	*	B ← Reg[rf2]	ALU ₂
ALU ₂	*	*	*	Reg[rf3] ← func(A,B)	fetch ₀



Microprogram in the ROM *Cont.*

worksheet

Arvind
February 24, 1999
6.823, L7--11

State	Op	zero?	busy	Control points	next-state
ALUi ₀	*	*	*	A ← Reg[rf1]	ALUi ₁
ALUi ₁	sExt	*	*	B ← sExt ₁₆ (Imm)	ALUi ₂
ALUi ₁	uExt	*	*	B ← uExt ₁₆ (Imm)	ALUi ₂
ALUi ₂	*	*	*	Reg[rf3] ← Op(A,B)	fetch ₀
...					
J ₀	*	*	*	A ← PC	J ₁
...					
beqz ₀	*	*	*	A ← Reg[rf1]	beqz ₁
...					

no delay slots



Microprogram in the ROM *Cont.*


Arvind
February 24, 1999
6.823, L7--12

State	Op	zero?	busy	Control points	next-state
ALUi ₀	*	*	*	A ← Reg[rf1]	ALUi ₁
ALUi ₁	sExt	*	*	B ← sExt ₁₆ (Imm)	ALUi ₂
ALUi ₁	uExt	*	*	B ← uExt ₁₆ (Imm)	ALUi ₂
ALUi ₂	*	*	*	Reg[rf3] ← Op(A,B)	fetch ₀
...					
J ₀	*	*	*	A ← PC	J ₁
J ₁	*	*	*	B ← sExt ₂₆ (Imm)	J ₂
J ₂	*	*	*	PC ← A+B	fetch ₀
...					
beqz ₀	*	*	*	A ← Reg[rf1]	beqz ₁
beqz ₁	*	yes	*	A ← PC	beqz ₂
beqz ₁	*	no	*	fetch ₀
beqz ₂	*	*	*	B ← sExt ₁₆ (Imm)	beqz ₃
beqz ₃	*	*	*	PC ← A+B	fetch ₀
...					

no delay slots



Size of Control Store



DLX

$$w = 6+2$$

$$c = 17$$

$$s = ?$$

no. of steps per opcode = 4 to 6 + fetch-sequence

no. of states \approx (4 steps per op-group) \times op-groups
+ common sequences

$$= 4 \times 8 + 10 \text{ states} = 42 \text{ states}$$

$$\Rightarrow s = 6$$

$$\text{Control ROM} = 2^{(8+6)} \times 23 \text{ bits} \approx 48 \text{ k bytes}$$



Reducing the Size of Control Store

Control store has to be *fast* \Rightarrow *expensive*

Reduce the ROM height (= address bits)

\Rightarrow *reduce inputs by extra external logic*
each input bit doubles the size of the control store

\Rightarrow *reduce states by grouping opcodes*
find common sequences of actions

\Rightarrow *condense input status bits*
combine all exceptions into one, i.e.,
exception/no-exception


Reduce the ROM width

\Rightarrow *restrict the next-state encoding*
Next, Dispatch on opcode, Wait for memory, ...

\Rightarrow *encode control signals*



DLX Microcontroller-2



Jump Logic

$\mu\text{PCSrc} = \text{Case } \mu\text{JumpTypes}$

- next** \Rightarrow $\mu\text{PC}+1$
- spin** \Rightarrow $\mu\text{PC}.\text{busy} + (\mu\text{PC}+1).\sim\text{busy}$
- fetch** \Rightarrow **absolute**
- dispatch** \Rightarrow **op-group**
- beqz** \Rightarrow **absolute.zero + ($\mu\text{PC}+1$). \sim zero**
- bnez** \Rightarrow **absolute. \sim zero + ($\mu\text{PC}+1$).zero**



DLX-Controller-2 worksheet

Arvind
February 24, 1999
6.823, L7--17

State	Control points	next-state
fetch ₀	MA ← PC	
fetch ₁	IR ← Memory	
fetch ₂	A ← PC	
fetch ₃	PC ← A + 4	
...		
ALU ₀	A ← Reg[rf1]	
ALU ₁	B ← Reg[rf2]	
ALU ₂	Reg[rf3] ← func(A,B)	
...		
J ₀	A ← PC	
J ₁	B ← sExt ₂₆ (Imm)	
J ₂	PC ← A+B	
...		
BEQZ ₀	A ← Reg[rf1]	
BEQZ ₁		
BEQZ ₂	A ← PC	
BEQZ ₃	B ← sExt ₁₆ (Imm)	
BEQZ ₄	PC ← A+B	



Instruction Fetch & ALU: DLX-Controller-2

Arvind
February 24, 1999
6.823, L7--18

State	Control points	next-state
fetch ₀	MA ← PC	next
fetch ₁	IR ← Memory	spin
fetch ₂	A ← PC	next
fetch ₃	PC ← A + 4	dispatch
...		
ALU ₀	A ← Reg[rf1]	next
ALU ₁	B ← Reg[rf2]	next
ALU ₂	Reg[rf3] ← func(A,B)	fetch
...		
ALUi ₀	A ← Reg[rf1]	next
ALUi ₁	B ← sExt ₁₆ (Imm)	next
ALUi ₂	Reg[rf3] ← Op(A,B)	fetch
...		
ALUui ₀	A ← Reg[rf1]	next
ALUui ₁	B ← uExt ₁₆ (Imm)	next
ALUui ₂	Reg[rf3] ← Op(A,B)	fetch



Load & Store: *DLX-Controller-2*

State	Control points	next-state
LW ₀	A ← Reg[rf1]	next
LW ₁	B ← sExt ₁₆ (Imm)	next
LW ₂	MA ← A+B	next
LW ₃	Reg[rf2] ← Memory	spin
LW ₄		fetch
SW ₀	A ← Reg[rf1]	next
SW ₁	B ← sExt ₁₆ (Imm)	next
SW ₂	MA ← A+B	next
SW ₃	Memory ← Reg[rf2]	spin
SW ₄		fetch



Branches: *DLX-Controller-2*

State	Control points	next-state
BEQZ ₀	A ← Reg[rf1]	next
BEQZ ₁		bnez
BEQZ ₂	A ← PC	next
BEQZ ₃	B ← sExt ₁₆ (Imm)	next
BEQZ ₄	PC ← A+B	fetch
BNEZ ₀	A ← Reg[rf1]	next
BNEZ ₁		beqz
BNEZ ₂	A ← PC	next
BNEZ ₃	B ← sExt ₁₆ (Imm)	next
BNEZ ₄	PC ← A+B	fetch

no delay slots




Jumps: DLX-Controller-2

State	Control points	next-state
J_0	$A \leftarrow PC$	next
J_1	$B \leftarrow sExt_{26}(Imm)$	next
J_2	$PC \leftarrow A+B$	fetch
JR_0	$PC \leftarrow Reg[rf1]$	fetch
JAL_0	$Reg[R31] \leftarrow PC$	next
JAL_1	$A \leftarrow PC$	next
JAL_2	$B \leftarrow sExt_{26}(Imm)$	next
JAL_3	$PC \leftarrow A+B$	fetch
$JALR_0$	$Reg[R31] \leftarrow PC$	next
$JALR_1$	$PC \leftarrow Reg[rf1]$	fetch

no delay slots



Implementing Complex Instructions





Reg-Mem ALU Instructions: DLX-Controller-2

Reg-Memory-src ALU op $rf3 \leftarrow M[(rf1)] \text{ op } (rf2)$

ALUM ₀	MA ← Reg[rf1]	next
ALUM ₁	A ← Memory	spin
ALUM ₂	B ← Reg[rf2]	next
ALUM ₃	Reg[rf3] ← func(A,B)	fetch

ALUMi ₀	MA ← Reg[rf1]	next
ALUMi ₁	A ← Memory	spin
ALUMi ₂	B ← sExt ₁₆ (Imm)	next
ALUMi ₃	Reg[rf2] ← Op(A,B)	fetch

Reg-Memory-dst ALU op $M[(rf3)] \leftarrow (rf1) \text{ op } (rf2)$

ALUMD ₀	MA ← Reg[rf3]	next
ALUMD ₁	A ← Reg[rf1]	next
ALUMD ₂	B ← Reg[rf2]	next
ALUMD ₃	Memeory ← func(A,B)	spin
ALUMD ₃		fetch





Mem-Mem ALU Instructions: DLX-Controller-2

Mem-Mem ALU op $M[(rf3)] \leftarrow M[(rf1)] \text{ op } M[(rf2)]$

ALUMM ₀	MA ← Reg[rf1]	next
ALUMM ₁	A ← Memory	spin
ALUMM ₂	MA ← Reg[rf2]	next
ALUMM ₃	B ← Memory	spin
ALUMM ₄	MA ← Reg[rf3]	next
ALUMM ₅	Memeory ← func(A,B)	spin
ALUMM ₆		fetch

Complex instructions usually do not require datapath modifications in a microprogrammed implementation -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications





Performance Issues

Microprogrammed control

⇒ multiple cycles per instruction

Cycle time ?

$$t_C > \max(t_{\text{reg-reg}}, t_{\text{ALU}}, t_{\mu\text{ROM}}, t_{\text{RAM}})$$

Given complex control, t_{ALU} & t_{RAM} can be broken into multiple cycles. However, $t_{\mu\text{ROM}}$ cannot be broken down. Hence

$$t_C > \max(t_{\text{reg-reg}}, t_{\mu\text{ROM}})$$

Suppose $10 * t_{\mu\text{ROM}} < t_{\text{RAM}}$

good performance, relative to the single-cycle hardwired implementation, can be achieved even with a CPI of 10



Microprogramming in the Seventies

thrived because

- **Significantly faster ROMs than DRAMs were available**
- **For complex instruction sets, datapath and controller were *cheaper and simpler***
- ***New instructions*, e.g., floating point, could be supported without datapath modifications**
- ***Fixing bugs* in the controller was easier**
- **ISA compatibility across various models could be achieved cheaply**



VLSI & Microprogramming

By late seventies

- technology assumption about ROM & RAM speed became invalid
- micromachines became more complicated
 - to overcome slower ROM, micromachines were pipelined
 - complex instruction sets led to the need for subroutine and call stacks in μ code.
 - need for fixing bugs in control programs was in conflict with read-only nature of μ ROM
B1700, QMachine, Intel432, ...
- introduction of caches and buffers, especially for instructions, made multiple-cycle execution of reg-reg instructions unattractive



Modern Usage

Microprogramming is far from extinct

Played a crucial role in micros of the Eighties,
Intel 386 and 486, Motorola 68K

Microprogramming is present in most micros of the Nineties in an assisting role

- Most instructions are executed directly, i.e. without invoking any microcode
- Infrequently-used complex instruction (legacy codes) trap and invoke the micromachinery

VAX-compatibility on DEC Alpha is achieved via microcoding